Description
Job Description
Job Description
- ICC Layout
- Synthesis
- STA
- Physical Verification (DRC LVS) with Calibre or equivalent
- LEC, Cross talk , IR drop analysis
- Must have worked on lower nodes like 16nm, 14nm
- High speed interfaces 500 Mhz and above
Qualifications
- ICC Layout
- Synthesis
- STA
- Physical Verification (DRC LVS) with Calibre or equivalent
- LEC, Cross talk , IR drop analysis
- Must have worked on lower nodes like 16nm, 14nm
- High speed interfaces 500 Mhz and above
Additional Information
All your information will be kept confidential according to EEO guidelines.
More from Deegit
All Deegit roles →More in Hillsboro
- Software Engineering PhD Intern New 2027
- Manufacturing Systems Software Development Engineer
- Manufacturing Systems Software Development Engineer
- System Software Engineering - PhD Intern
- Software Solutions PhD Intern New 2027
Similar roles
- Intern - Nuclear/Systems Engineer - Summer 2027
- Junior System Engineer 784
- Junior Systems Engineer (Hybrid) - Jira/Confluence/Agile/Java/JavaScript
- Junior Surveillance Systems Engineer
- Junior Fuel Injection Design Engineer